High-level power optimisation for Digital Signal Processing in Recon gurable Logic